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           Qucs-0.0.18: structure and basic modelling features 
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GPL software used by Qucs-0.0.18
*      ADMS      – Automatic model synthesiser, http://sourceforge.net/projects/mot-adms  
**     PS2SP    – PSPICE to SPICE preprocessor, http://members.acon.at/fschmid7/
***   ASCO      – SPICE circuit optimiser, http://asco.sourceforge.net/ 
**** OCTAVE  – Numerical analysis package, https://www.gnu.org/software/octave/ 
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      Qucs-0.0.19: introducing the next generation Qucs simulation 
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Constants: i, j, pi, e, kB, q                                                  Number suffixes: E, P, T, G, M, k, m, u, n, p, f, a
Immediate: 2.5, 1.4+j5.1, [1, 3, 4, 5, 7], [11, 12; 21, 22]     Matrices: M, M[2,3], M[:,3]
Ranges: Lo:Hi, :Hi, Lo:, :                                                   Arithmetic operators: +x, -x, x+y, x-y, x*y, x/y, x%y, x^y
Logical operators: !x, x&&y, x||y, x^^y, x?y:z, x==y, x!=y, x<y, x<=y,x>y, x>=y  
Data processing Tables and plots
Limitations: NO user defined functions
                   or control loops
Equation blocks + simulation data sets
abs adjoint angle arccos arccosec arccot arcosech arcosh arcoth arcsec arcsin arctan arg arsech arsinh artanh 
avg besseli0 besselj bessely ceil conj cos cosec cosech cosh cot coth cumavg cumprod cumsum dB dbm dbm2w 
deg2rad det dft diff erf erfc erfcinv erfinv exp eye fft fix floor Freq2Time GaCircle GpCircle hypot idft ifft imag 
integrate interpolate inverse kbd limexp linspace ln log10 log2 logspace mag max min Mu Mu2 NoiseCircle norm 
phase PlotVs polar prod rad2deg random real rms Rollet round rtoswr rtoy rtoz runavg sec sech sign sin sinc sinh 
sqr sqrt srandom StabCircleL StabCircleS StabFactor StabMeasure stddev step stos stoy stoz sum tan tanh 
Time2Freq transpose twoport unwrap variance vt w2dbm xvalue ytor ytos ytoz yvalue ztor ztos ztoy  
*  MATLAB, Mathworks, http://www.mathworks.com/  
** Octave,  http://www.gnu.org/software/octave/ 
                   Post-simulation data processing : 1. using Qucs
Subcircuit
  




Algebraic equation-defined components and embedded design routines






M.E. Brinson and H. Nabijou, Adaptive subcircuits and compact Verilog-A macromodels as integrated design and analysis blocks in 




Photodiode subcircuit body Test circuit and simulation data
 
Green denotes light source and light bus
     






















Jahn S., Brinson M. and Margraf M. Interactive compact device modeling using Qucs equation defined 
devices, ESSDERC/ESSCIRC MOS-AK Workshop, Munich 2007
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Schematic symbol, default parameter list and equivalen circuit of an npn 
bipolar photo-transistor
The     phototransistor
consists  of an Ebors-Moll
bipolar junction  transistor
model   which   has  been 
extended      to     include 
depletion    and  diffusion
capacitance, forward and 
reverse    Early    effects, 
high  current  forward and
reverse beta degradation,
thermal   and  shot noise, 
plus   a  light  bus   which
connects   external   light
signals to the phototransistor
Light bus 
     
Compact Device Modelling 1: EDD photo-transistor model
  
               Model parameters
Name Symbol Description      Unit Default
BF fβ Forward beta 100
BR βr Reverse beta 0.1
Is Is Saturation current A 1e-10
Nf Nf Forward emission coefficient 1
Nr Nr Reverse emission coefficient 1
Var Var Reverse Early voltage V 100
Vaf Vaf Forward Early voltage V 100
Mje Mje Base-emitter exponential factor 0.33
Vje Vje Base-emitter built-in potential V 0.75
Cje Cje Base-emitter zero-bias depletion capacitance F 1p
Mjc Mjc Base-collector exponential factor 0.33
Vjc Vjc Base-collector built-in potential V 0.75
Cjc Cjc Base-colector zero-bias depletion capacitance F 1p
Tr Tr Ideal reverse transit time            s 100n
Tf Tf Ideal forward transit time s 0.1n
Ikf Ikf High current corner for forward beta A 0.5
Ikr Ikr High current corner for reverse beta A 0.5
Rc Rc Collector series resistance  2
Re Re Emitter series resistance  1
Rb Rb Base series resistance  100
Kf Kf Flicker noise coefficient 1e-12
Ffe Ffe Flicker noise  frequency exponent 1
Af Af Flicker noise exponent 1
Responsivity Responsivity Responsivity at peak wavelength A/W 1.5
P0 P0 Relative selectivity polynomial coefficient %    2.6122x103
P1 P1 Relative selectivity polynomial coefficient %/nm   -1.4893x101
P2 P2 Relative selectivity polynomial coefficient %/nm2   3.0332x10-2
P3 P3 Relative selectivity polynomial coefficient %/nm3    -2.5708x10-5
P4 P4 Relative selectivity polynomial coefficient %/nm4   7.6923x10-9
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IEC= Is⋅[exp V BI ,CI Nr⋅vt 300  −1]
ICC=Is⋅[exp V BI , EINf⋅vt 300  −1 ]
IDC2= IEC
βr
GMIN⋅V BI ,CI  IDE2= ICC
βf
GMIN⋅V BI ,EI 
ICT= [ ICC−IEC ]
q12 ⋅114⋅q2 
q1=1V BI ,CI 
Vaf








CBC= dQ BI ,CI 
dV BI ,CI 
= Cjc
[1−V BI ,CI Vjc ]
MjcTr⋅
dIEC
dV BI ,CI 
∀ V BI ,CI  Vjc
2
=2Mjc⋅Cjc⋅[2⋅Mjc⋅V BI ,CI Vjc  1−Mjc  ]Tr⋅ dIECdV BI ,CI 
∀ V BI ,CI  >= Vjc
2
CBE= dQ BI ,EI 
dV BI , EI 
= Cje
[1−V BI , EI Vje ]
MjeTr⋅
dICC
dV BI , EI 
∀ V BI , EI  Vje
2
=2Mje⋅Cje⋅[2⋅Mje⋅V BI , EI Vje 1−Mje ] Tr⋅ dICCdV BI , EI + ∀ V BI , EI  >=Vje2
Capacitance {
{



















Where K is the Boltzmann constant, T is the temperature in Kelvin, q is the electron charge, GMIN is a small admittance in 
parallel with the device junctions, △f is the noise frequency bandwidth in Hz and  is the light wavelength in nm. Other 
symbols and node names are defined in the previous slides. 
iICTsn 2=2⋅q⋅IC⋅Δf
     
Compact Device Modelling 1: Photo-transistor model equations
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I=I V  ,g= dI
dV




dQ  I 
dI ⋅g
Equation defined device Large signal DC model Generated symbol
Redrawn symbol
     
           Compact Device Modelling 1: Basic npn transistor model
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Q BI ,CI  = ∫
0
V  BI ,CI 
CBC⋅dV =Tr⋅IEC2Mjc⋅Cjc⋅[Mjc⋅V BI ,CI 2Vjc 1−Mjc ⋅V BI ,CI  ] ∀ V BI ,CI   Vjc2
= Tr⋅IECCjc⋅Vjc
1−Mjc [1−{1−V BI ,CI Vjc }
1−Mjc] ∀ V BI ,CI  <= Vjc2
Q BI ,EI  = ∫
0
V BI , EI 
CBE⋅dV =Tf⋅ICC2MjE⋅Cje⋅[Mje⋅V BI , EI 2Vje  1−Mje ⋅V BI , EI  ] ∀ V BI , EI   Vje2
= Tf⋅ICCCje⋅Vje
1−Mje [1−{1−V BI , EI Vje }
1−Mje ] ∀ V BI , EI  <= Vje2
EDD blocks




AC gain Cbe and Rbe extraction
         










WhereP0=2.6122e3,P1=−1.4893e1, P2=3.0332e-2, P3=−2.5708e-5, P4=7.69e-9
EDD light
bus model
            Compact Device Modelling 1: Adding photo-electric effects
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●  Qucs RFEDD is a frequency dependent equation defined device based on two-port 
     and multi-port electrical network structures.
●  Two-port RFEDD are similar in structure to the well-known two-port networks commonly
     employed in the linear analysis of amplifiers and filters.
●   Multi-port RFEDD allow, for example,  modelling of directional couplers, isolators and other 
     multi-port high frequency devices.
●  Admittance (Y), impedance (Z), scattering (S), hybrid (H), inverse hybrid (G), 
    transmission (A) and scattering transmission (T) two-port devices are implemented
    In contrast to the two-port device, the multi-port RFEDD can only be defined for Y, Z or S
    Networks. 
●  Qucs RFEDD parameters are numerical or algebraic complex numbers.  The latter can be
     functions of numerical constants, variables from Qucs equation blocks, subcircuit 
     Parameters, mathematical operators and functions defined in the Verilog-A HDL and the 
     Qucs function library.
●  The real and imaginary parts of RFEDD parameters may also be functions of small signal
     simulation frequency (F) or operator S ( S = j .   = j . 2 . . F ).                    
            Compact Device Modelling 1: Qucs Radio Frequency Defined 
Device (RFDD)
  
M.E. Brinson and S, Jahn, Modelling of high-frequency inductance with Qucs non-linear radio frequency defined devices, 




Where K1, K2, K3, K4 and K5 are constants
Qucs RFEDD model Simulation results
[ A ]=[P11 P12P21 P22]=[1 Z real j⋅Z imag0 1 ]
      Compact Device Modelling 1: RFDD high frequency inductance
  
          Noise model: standard 
plus RFEDD non-linear components
21
     Noise model: Verilog-A block
plus RFEDD non-linear components
   Compact Device Modelling 1: RFDD high frequency skin effect noise
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            Compact Device Modelling 3: Verilog-A model generation
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 The following diagram illustrates the  initial stage in the construction of a 
  Qucs Verilog-A compact device model
            Compact Device Modelling 3: Route for generating Verilog-A
             compact device models
  
24
Relationships between Qucs schematic symbols and Verilog-A
code fragments
Fundamental EDD blocks
●           
              Compact Device Modelling 3:  Qucs EDD to Verilog-A code
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The “Analog Device Model Synthesiser” (ADMS)  software is supplied with little 
documentation!
These brief notes provide a basic introduction to the Qucs/ADMS Verilog-A subset
● Verilog-A is a case sensitive language.
● Comments: (1) single line comments  start with //,
                   (2) block comments begin with /* and end with */
● Identifiers are sequences of letters, digits, dollar signs '$' and the underscore '_';
the first letter of an identifier must not be a digit.
● Qucs/ADMS version 2.34  keywords: parameter, aliasparameter, aliasparam,
module, endmodule, function, endfunction, discipline, potential, flow, domain,
ground, enddiscipline, nature, endnature, input, output, inout, branch, analog,
begin, end, if, while, case, endcase, default, for, else, integer,real, string, from,
exclude, inf, INF.
● Compiler directives: `define,`undef, `ifdef, `else, `endif, `include.
● Data types: integers, reals and strings.
● Predefined constants in “constants.vams”: `M_PI, `M_TWO_PI, `M_PI_2, `M_PI_4,
`M_1_PI, `M_2_PI, `M_2_SQRTPI, `M_E, `M_LOG2E, `M_LOG10E, `M_LN2, 
`M_LN10, `M_SQRT2, `M_SQRT1_2, `P_Q, `P_C, `P_K, `P_H,`P_EPS0, `P_U0,
`P_CELSIUS0.
● Variables are named objects that contain a value of a particular type. They are 
initialised to zero or uknown. They retain their value until changed by an assignment
statement.  
        Compact Device Modelling 3: The Qucs/“Analog Device Model 
Synthesiser” Verilog-A subset
  
● Parameters are declared with statements of the form: 
parameter integer size=16; parameter real period = 1.0 from (0:inf);
parameter integer dir = 1 from [-1:1] exclude 0;
● Verilog-A natures and disciplines ae listed in file “disciplines.vams”
● Port, net and node examples in Verilog-A:
module amp(out1, in1);
   input in1;
   output out1;
   electrical out1, in1;
● Branches are declared with statement branch (n1,n2) b1;
● Signal access function examples: V(n2), I(n), V(b1), I(b1), V(n,m), I(n,m)
● Current contribution examples:
I(diode) <+ Is*(limexp(V(diode)/$vt)-1);
    I(diode) <+ ddt(-2*cj0*phi*sqrt(1-V(diode)/phi));
● Qucs/ADMS allows an extensive range of Verilog-AMS operators and
mathematical functions.
● Environmental Functions: $temperature, $vt, $strobe, $finish, $given,
$parameter_given.
● Analogue operators: @(initial_step), @(final_step), @(initial_model),
@(initial_instance).
26
        Compact Device Modelling 3: The Qucs/“Analog Device Model 




1. Analog process/procedural block; 
       analog begin
           I(diode) <+ Is*(limexp(V(diode)/$vt)-1);
         qd          =   tf*I(diode) -2*cj0*phi*sqrt(1-V(diode)/phi);
              I(diode) <+ ddt(qd);
          end
    2. Assignment statements consist of a variable followed by = and an expression
    3. Conditional operator cond ? Val1 : Val2, for example
                    State = (V(d) > 0.0) ? 1 : -1;
    4. if-else statement:
                    If (V(ps,ns) > thresh)
                         I(p,n) <+ 1;
                    else
                         I(p,n) <+ 0;
    
     5. Case statement:
                    case (select)
                       0 : out = I(in0);
                       1 : out = I(in1);
                       2 : out = I(in2);
                       default : out = 0;
                     endcase
TRUE = non-zero value
6. While statement: 
         test = 4;
          While( test) begin
             A = A+1;
             B = B-1;
             test = test-1;
           end
7. For loops:  
     for (i=0; I <10; i=i+1) begin
                             ..
      end
8.  User defined functions 
     and function calls:
        Compact Device Modelling 3: The Qucs/“Analog Device Model 
Synthesiser” Verilog-A subset continued
More details of Qucs/ADMS Verilog-A statement covourage is given in:
http://www.mos-ak.org/london_2014/presentations/09_Mike_Brinson_MOS-AK_London_2014.pdf 
  
● Although Verilog-A is standardised, published versions of ADMS implement different
subsets of verilog-A.
● Simulator interface facilities may vary: for example $strobe is replaced/added to  by $error and
$warning in QucsStudio.
● The inclusion mechanism for Verilog-A predefined constants, natures and discipines files can 
change from simulator to simulator: for example use of `include constants.h and 
`include disciplines.h by SymicaDE.
● Parameter statement descriptive elements vary significantly amoung circuit simulator
implementations: for example Qucs and QucsStudio use `attr(info = “description”), or
`attr(desc=”description”) and unit=”value” other simulators use`P(........).
● Verilog-A compact modelling extensions: special features taylored to compact device modelling
have been added to the MOT-ADMS 2.30 software, including desc, unit, $parameter_given, 
$given, aliasparameter and string type in parameters.  In addition the function ddx is now
adopted in the language standard, where ddx takes a variable and a node potential ( for 
example gm = ddx(Ids,V(g));) and returns the symbolic partial derivative of the variable with
respect to the node potential, holding all other potentials constant.  Qucs and QucsStudio
implement these extensions but other circuit simulators may not.
● Each circuit simulator uses one or more backend XML script files for C++ code  generation and model
interfacing to the main body of C++ code: as these XML scripts are specific to each simulator 
API there are likely to be differences in the C++ model generated. One example being electrical
noise: Verilog-A statements  white_noise(pwr, <name>), flicker_noise(pwr, <exp>,<name>) 
are implemented in Qucs and QucsStudio but not, for example, in ngspice.
● In addition to the above are the results from new types of circuit simulation, like for example 
● Harmonic Balance, correct or not?  
28
        Compact Device Modelling 3: The Qucs/“Analog Device Model 
Synthesiser” Verilog-A subset; special features and problems
  
EPFL-EKV v2.6 long channel nMOS  equations
Vg=V gate−V bulk , Vs=V source −V bulk , Vd=V drain−V bulk 
VGprime=Vg−VTOPHIGAMMA⋅PHI
VP=VGprime−PHI−GAMMA⋅[VGprimeGAMMA2 2−GAMMA2 ]







, If = [ln 1limexp X1/2 ]2 , X2=Vp−VdVt , Ir= [ ln 1limexp X2 /2 ]
2




     Compact Device Modelling 3: Building a Qucs EDD/Verilog-A model; 
part 1 – DC characteristics
  




qI=−nq⋅[ 43⋅Xf 2Xf⋅XrXr2 XfXr −1]








     Compact Device Modelling 3: Building a Qucs EDD/Verilog-A model; 
part 2 – intrinsic charge characteristics
  
Verilog-A code derived from Qucs EDD model
`include “disciplines.vams”
`include “constants.vams”
module EKVLC(drain, gate, source, bulk);
inout drain, gate, source, bulk;
electrical drain, gate, source, bulk;
`define attr(txt) (*txt*)
parameter  real L=1e-6 from [1e-20 :inf] `attr(info=”Channel length”);
..
..
real VGprime,VP, n, BETA, X1, If, X2, Ir, Ispecific, Ids;
real nq, XF, Xr, qI, qB,qG; 
analog begin
@(initial_model) begin
















if (VGprime > 0) 









     Compact Device Modelling 3: Building a Qucs EDD/Verilog-A model; 
part 3 – Verilog-A model code
  
32
Interactive testing  and parameter extraction
     Compact Device Modelling 3: Building a Qucs EDD/Verilog-A model; 
part 4 – model test circuits and typical simulation results
  
33
Compact device modelling: 3.  Expanded compact device modelling 





MAPP code in Qucs edit window
        Qucs project:
   MAPPExamples_prj
Startup_MAPP.m
vsrcRLC_transient_demo.m
              ..
              ..
  





Jaijeet Roychowdhury, Numerical simulation and modelling of electronic and biochemical systems, 
Foundations and Trends in Electronic Design Automation 3:2-3, NOW, 2009
Qucs circuit schematic and output data
MAPP output dataFrom slide 33
Compact device modelling: 3.  Expanded compact device modelling 




Compact device modelling: 3.  Expanded compact device modelling 




Qucs evaluation of tunnel diode
            model equations
MAPP tunnel diode test wrapper
S. Jahn and M.E. Brinson, Interactive compact device modelling using Qucs equation-defined devices, 
Int. J. Numer. Model. 2008; 21:335-349. http://onlinelibrary.wiley.com/doi/10.1002/jnm.676/abstract  
http://www.mos-ak.org/berkeley_2014/presentations/07_Tianshi_Wang_MOS-AK_Berkeley_2014.pdf 
Compact device modelling: 3.  Expanded compact device modelling 




function MOD = tunnelDiode_ModSpec_wrapper()
    MOD = ee_model();
    MOD = add_to_ee_model(MOD, 'external_nodes', {'p', 'n'});
    MOD = add_to_ee_model(MOD, 'explicit_outs', {'ipn'});
    MOD = add_to_ee_model(MOD, 'parms', {'Is', 1e-12, 'VT', 0.025});
    MOD = add_to_ee_model(MOD, 'parms', {'Ip', 1e-5, 'Vp', 0.1});
    MOD = add_to_ee_model(MOD, 'parms', {'Iv', 1e-6, 'Vv', 0.4, 'K', 5});
    MOD = add_to_ee_model(MOD, 'parms', {'C', 0});
    MOD = add_to_ee_model(MOD, 'f', @f);
    MOD = add_to_ee_model(MOD, 'q', @q);
    MOD = finish_ee_model(MOD);
end
function out = f(S)
    v2struct(S);
    I_diode = Is*(exp(vpn/VT)-1);
    I_excess = Iv * exp(K * (vpn - Vv));
    I_tunnel = (Ip/Vp) * vpn * exp(-1/Vp * (vpn - Vp));
    out = I_diode + I_tunnel + I_excess;
end
function out = q(S)
    v2struct(S);
    out = C*vpn;
end
MAPP tunnel diode compact device model
MAPP post-simulation output
Tunnel diode I/V curve
Compact device modelling: 3.  Expanded compact device modelling 
capabilities with the Berkeley Model and Algorithm Prototyping Platform 
(MAPP); part 5
  
function out = plotGV_tunnelDiode_ModSpec_wrapper()
    MOD = tunnelDiode_ModSpec_wrapper();
    vs = -0.05:0.001:0.4;
    gs = zeros(size(vs));
    for idx = 1:1:size(gs,2)
        gs(1,idx) = MOD.dfe_dvecX(vs(idx), [], [], [], MOD);
    end
    figure();
    plot([min(vs), max(vs)], [0, 0], 'Color', 'red', 'LineWidth', …
        1.25, 'LineStyle', '--');
    hold on;
    plot([0, 0], [min(gs), max(gs)], 'Color', 'red', 'LineWidth', …
       1.25, 'LineStyle', '--');





            15,'FontWeight','bold');
xlabel('vpn (V)','FontName','Times New Roman','FontSize',...
            18,'FontWeight','bold');
ylabel('transconductance G (S)','FontName','Times New Roman',...
            'FontSize',18,'FontWeight','bold');
title(['G/V curve of a tunnel diode'],'FontName','Times New Roman', …
          'FontSize',18,'FontWeight','bold');
          set(gcf,'color','white');
end
38
       Tunnel diode G/V curve
Compact device modelling: 3.  Expanded compact device modelling 




Compact device modelling: 3.  Expanded compact device modelling 




// Tunnel diode Verilog-A compact device model.










parameter Is=1e-12 from [1e-20 : inf);
parameter Ip=1e-5  from [1e-20 : inf); 
parameter Iv=1e-6  from [1e-20 : inf);
parameter Vp=0.1   from [1e-20 : inf);
parameter Vv=0.4   from [1e-20 : inf);
parameter KTD = 5    from [1e-20 : inf);
parameter VT=0.025 from [1e-20 : inf);
parameter C=1e-15  from [1e-20 : inf);
//
real Idiode, Iexcess, Itunnel;
//
analog begin
 Idiode = Is*(exp(V(p,n)/VT)-1.0);
 Iexcess = Iv*exp(KTD*(V(p,n)-Vv));
 Itunnel = Ip*(V(p,n)/Vp)*exp(Vp-V(p,n)/Vp);
 I(p,n) <+ Idiode+Iexcess+Itunnel;
 I(p,n) <+ ddt(C*V(p,n));
end
endmodule
Compact device modelling: 3.  Expanded compact device modelling 
capabilities with the Berkeley Model and Algorithm Prototyping Platform 
(MAPP); part 8
  




            Qucs development: 1.  A unified GPL compact device modelling 
and simulation platform; SPICE netlist synthesis
* Qucs 0.0.19  
* Qucs 0.0.19  TD.sch
.SUBCKT TD _net0 _net1 VT=0.025 Is=1e-12 Ip=1e-5 Iv=1e-6 Vp=0.1 Vv=0.4 K=5 C=0.01p 
BD1I0 _net0 _net1 I=Is*(exp((V(_net0)-V(_net1))/VT)-1.0)
GD1Q0 _net0 _net1 nD1Q0 _net1 1.0
LD1Q0 nD1Q0 _net1 1.0
BD1Q0 nD1Q0 _net1 I=-(C*(V(_net0)-V(_net1)))
BD1I1 _net0 _net1 I=Iv*exp(K*((V(_net0)-V(_net1))-Vv))
BD1I2 _net0 _net1 I=Ip*((V(_net0)-V(_net1))/Vp)*exp((Vp-(V(_net0)-V(_net1)))/Vp)
.ENDS
XTD2  _net0 0 TD VT=0.025 Is=1E-12 Ip=1E-5 Iv=1E-6 Vp=0.1 Vv=0.4 K=5 C=0.01P
VI_TD1 _net1 _net0 DC 0 AC 0
V1 _net1 0 DC 0.1
.control
set filetype=ascii
DC V1 -0.05 0.4 0.000997783
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       A unified GPL compact device modelling and simulation platform: 
Signal generator test examples
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       A unified GPL compact device modelling and simulation platform: 
Integrating Qucs and ngspice
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Ngspice/ngnutmeg 
Stores data in the form of vectors:time, voltage etc. Each type of vector can be operated on and combined algebraically.
Expressions are algebraic formula involving vectors and scalars. 
Ngnutmeg defines the following functions: mag, ph,cph,j,real,imag,db,log, ln, exp,abs,sqrt,sin,cos,tan,atan,sinh,cosh,
tanh,floor,ceil, norm, mean avg,group_delay,vector,unitvector.length,interpoate,deriv,vecd,vecmax.rnd,sgauss,sunif,
poisson,exponential.
Allowed operators: +,-,*,/,^,%. , ,>, <, >=, <=, <>, &, |, !, =
Constants: pi, e, c, I, kelvin, echarge, boltz, plank, yes, no, TRUE, FALSE 
  
       A unified GPL compact device modelling and simulation platform: 
Typical simulation examples
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(1) MESFET DC characteristic test bench
         using nested parameter sweep
(2) Basic full wave rectifier with transformer 
modelled by SPICE K type inductive
coupling
  
       A unified GPL compact device modelling and simulation platform: 
Semiconductor diode Cd and Rd extraction using Y parameters
47
  
   A unified GPL compact device modelling and simulation platform: 
More ngspice simulation types; small signal distortion
48
  
   A unified GPL compact device modelling and simulation platform: 
More ngspice simulation types; Fourier analysis
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   A unified GPL compact device modelling and simulation platform: 
More ngspice simulation types; Noise analysis
50
Large signal transient noise Small signal AC noise
  
   A unified GPL compact device modelling and simulation platform: 
More ngspice simulation types; Custom ngspice simulation
51
  
   A unified GPL compact device modelling and simulation platform: 
More ngspice simulation types; Monte Carlo analysis
52
  
                                                
                                            Summary
This presentation outlined the compact modelling and simulation features implemented
in the current and next generation versions of the Qucs GPL
circuit simulation tool set. 
The latest Qucs development version can be downloaded using git 
from https://github.com/Qucs/qucs/ 
If you wish to follow the development of Qucs see the regularly updated spice4qucs-help
document at  http://qucs-help.readthedocs.org/en/spice4qucs/DModel.html 
Beyond Qucs-0.0.19
● Addition of SPICE .PZ etc to Qucs
● Improvements in Qucs/Xyce link
● Synthesis of SPICE code for Qucs RFEDD models
● Improved RF device modelling and simulation
● Synthesis of Verilog-A model code from Qucs EDD compact device models
● More work on the Qucs/MAPP link
Acknowledgement: My thanks to all the members of the Qucs Development Team
for their input and support during the recent intense software development phase. 53
Qucs version 0.0.19 will be released on, or before, 1 September 2015.
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     Qucs is a Project of the Week on SourceForge: see
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